

7130 Developer

*FPGA Development & Deployment
made easy*



Development
Kits



Flexible



3rd Party
Integration

The Arista 7130E and L Series devices leverage the latest FPGA technology to enable the development and deployment of cutting-edge network applications. Arista provides a set of mature development kits as well as IP Cores to enable firms to build their own applications based on these building blocks.

Arista Development Kits

1. Arista FPGA Development Kit (or Arista FDK)

The Arista FDK provides the documentation, libraries and examples which enable developers to build new FPGA applications running on Arista's 7130 platform. The development environment includes:

- Hardware documentation and information (currently supporting the 7130 E, EH, L and LB development standards)
- IP Cores
- Working example applications, including example build systems
- Support resources to correctly build FPGA applications.

Note: The examples in the Arista FDK target the MOS operating system, and its MOSAPI SDK. As the 7130 Series transitions to EOS, these applications will transition to an enhanced EOS SDK. Please get in touch to discuss your specific SDK feature requirements. EOS application examples will be added in Q4, 2020.

Arista FDK IP Cores Support:

The Arista FDK includes all current Arista IP cores (FPGA libraries). These include:

- 1. 10G MAC-PHY IP Core:** a Ultrascale/Ultrascale+ MACPHY, which is a combined 10GbE/1GbE, low latency design that implements the MAC, PCS & PMA reconciliation layers as four independent channels grouped per the Xilinx transceiver "Quad".
- 2. Mux IP Core:** a Ultrascale+ 10GbE Mux, which is Arista's Low Latency MetaMux Application in an IP Core, with the addition of fabric AXI4 Stream interfaces to inject packets directly from the custom logic.
- 3. TS IP Core:** A clock synchronisation and timestamping core which combines both hardware and software components to synchronise the hardware within 7130 to a PPS, PTP or NTP time source, and use that synchronised clock to measure timestamps.

2. The Arista Switch Development Kit for Vitis™

Vitis is a powerful tool, designed by Xilinx, to better enable FPGA development. Vitis is designed to make it simpler to build FPGA applications using higher-level languages, reusable blocks, and a statically configured Vitis Target Platform in the FPGA. Arista provides support for Vitis development, via these Vitis Target Platforms which run on the LB development standard and support the many Ethernet interfaces provided by the 7130LB devices. The Switch's internal CPU connects via PCIE to the FPGA, and supports XRT, giving a similar development experience to that of a server with an add-in PCIE card.

The Arista Switch Development kit provides:

- MOS support for running Vitis target platforms. Arista's MOS includes Xilinx's XRT and its drivers
- A Vitis target platform for the FPGA in the Arista 7130 LB devices;
- An Arista app for managing the shells installed on a switch;
- An Arista 10GbE Ethernet kernel, including an example application using the Ethernet kernel;
- Example Vitis projects, including Xilinx's Market Maker example, and a software layer used to integrate this into the switch's operating system.

Note: The Arista Vitis Development Kit supports the MOS Operating System. Along with the Arista FDK, support for Arista's EOS will be added in Q4 2020.

Arista 7130 IP Cores

Arista develops FPGA applications based on a mature set of network logic IP and licenses the IP as IP Cores for use on the Arista 7130 platform. These are supported, proven building blocks that reduce the time to implement your applications.

CORE	OVERVIEW	USE IT FOR ...
10G MAC-PHY IP Core	<ul style="list-style-type: none"> • An IP core for interfacing 10 gigabit Ethernet with low latency. • Implements a low latency Ethernet MAC and Physical layer (10GBASE-R) • Connects directly to FPGA top level serial transceiver pins and provides separate AXI4 interfaces for RX and TX user data • Supports Xilinx Virtex® 7, Xilinx Kintex® UltraScale™, and Virtex® UltraScale+™ FPGA's. 	<ul style="list-style-type: none"> • Accelerating your own applications access to the 10G network
Mux IP Core	<ul style="list-style-type: none"> • Implements the same functionality as the MetaMux application. • Allows for customizable radix and number of multiplexing cores e.g. one 4:1, plus a 13:1, plus a 14:1, etc 	<ul style="list-style-type: none"> • Sharing the FPGA between the mux functionality and your own application • Building a multiplexing app with different configurations than the standard MetaMux application.
MMP IP Core	<ul style="list-style-type: none"> • Provides a bus that leverages parallel I/O between FPGA's on the 7130 triple FPGA platforms. • 8 ns intra FPGA latency • Provides a low latency clock domain crossing FIFO • Supports four MMP links connecting each Leaf FPGA to the Central FPGA and two MMP links connecting the two Leaf FPGA's together 	<ul style="list-style-type: none"> • The lowest latency , parallel communications bus for your multi FPGA applications • The fastest way to involve two FPGA's in a trading decision such as "splitting risk logic from trading logic".

CORE	FEATURES	BENEFITS
Timestamp IP Core (TS IPCore)	<p>Provides a timestamping and synchronisation engine, implemented as a combination of an encrypted RTL core, with a python based synchronisation daemon.</p> <p>When instantiated in a design, the RTL core and software combination allows the system's OCXO to be synchronised to a PPS, PTP or NTP source. Multiple timestampers units can be instantiated to sample asynchronous strobes, providing nanosecond-precise timestamps within the RTL.</p> <p>The TS IP Core solution has the following specifications:</p> <ul style="list-style-type: none"> • 1ns timestamp resolution with a +/- 2ns precision • Configurable triggering 	<ul style="list-style-type: none"> • Integrating accurate timestamping into your own apps, without having to build and calibrate synchronisation infrastructure. • Utilising precisely synchronised frequencies for Video or other synchronous systems.

Partner Ecosystem

Several tried & tested integrations exist via our technology partners. We enable our partners to deliver value and differentiation in a highly competitive marketplace. Joint innovation with our partners has proven to generate powerful complementary solutions that run on the 7130 platform and offer clients additional capabilities: optimized analytics, data capture solutions, and more.

Santa Clara—Corporate Headquarters

5453 Great America Parkway,
Santa Clara, CA 95054

Phone: +1-408-547-5500

Fax: +1-408-538-8920

Email: info@arista.com

Ireland—International Headquarters

3130 Atlantic Avenue
Westpark Business Campus
Shannon, Co. Clare
Ireland

Vancouver—R&D Office

9200 Glenlyon Pkwy, Unit 300
Burnaby, British Columbia
Canada V5J 5J8

San Francisco—R&D and Sales Office 1390

Market Street, Suite 800
San Francisco, CA 94102

India—R&D Office

Global Tech Park, Tower A & B, 11th Floor
Marathahalli Outer Ring Road
Devarabeesanahalli Village, Varthur Hobli
Bangalore, India 560103

Singapore—APAC Administrative Office

9 Temasek Boulevard
#29-01, Suntec Tower Two
Singapore 038989

Nashua—R&D Office

10 Tara Boulevard
Nashua, NH 03062



Copyright © 2020 Arista Networks, Inc. All rights reserved. CloudVision, and EOS are registered trademarks and Arista Networks is a trademark of Arista Networks, Inc. All other company names are trademarks of their respective holders. Information in this document is subject to change without notice. Certain features may not yet be available. Arista Networks, Inc. assumes no responsibility for any errors that may appear in this document. 11/20