### Product Highlights

#### Performance
- 7130LBR: 48 x SFP+, 6 x QSFP-DD (NRZ)
- 96 x 10GbE, 18 x 25GbE internal switch interfaces
- Up to 1.5 Tbps L2/L3 forwarding
- L1 replication from 6ns
- Dual Xilinx Virtex® UltraScale+™ FPGAs

#### Core Features
- Ultra low latency layer 1 crosspoint
- Full-featured integrated switch
- Dual application FPGAs
- High performance x86 control-plane

#### Advanced L1 Functionality
- Signal regeneration
- Media conversion
- Port mirroring
- Telemetry
- Dynamic patching/link management
- Layer 1+ statistics on each link

#### Integrated Switch
- Wire-speed L2/L3 forwarding
- BGP/OSPF/PIM support
- LANZ for microburst detection
- 4 GB packet buffer
- Tap aggregation mode
- Precision time stamping
- Streaming telemetry

#### Redundancy & Data Center Optimized
- High-density, compact 1RU form-factor
- Dual redundant, hot swappable PSU
- Dual redundant, hot swappable fans
- AC & DC power options
- Rear to front or front to rear cooling

#### Arista Extensible Operating System
- Single binary image for all products
- Fine-grained truly modular network OS
- Stateful Fault Containment (SFC)
- Stateful Fault Repair (SFR)
- Full Access to Linux shell and tools
- Extensible platform - bash, python, C++, GO, OpenConfig
- FPGA Development Kit for custom in-network applications

### Overview

The Arista 7130LBR Series introduces a fully composable architecture for the next generation of high performance in-network applications. Combining programmable large-scale FPGAs with a full-featured R3 family switch chip, all connected through an ultra-low latency layer 1 crosspoint. With native support for 1:N connectivity and replication, each front-panel lane can be connected to any combination of two FPGAs and the switch chip enabling customers to combine multiple applications and utilise the inherent capabilities of the switching silicon.

Featuring dual Virtex® UltraScale+™ FPGAs, the 7130LBR Series supports two parallel application instances based on Arista’s LB Board Standard. Arista applications including MetaMux for low latency multiplexing and MetaWatch for picosecond-level time stamping can be combined with third party applications and custom functionality developed with the EOS FPGA Development Kit (FDK). The FDK builds upon EOS’s extensible architecture and includes example code and IP cores to accelerate new projects.

The 7130LBR Series includes an R3 generation switch element supporting line-rate L2/L3 forwarding and a complete set of advanced routing features. Using the layer 1 crosspoint, these switch ports can be flexibly configured in-band or out-of-band. In-band ports enable high-bandwidth switching & routing capability, and out-of-band ports provide rich streaming telemetry, offloading FPGA resources. The switch can also be configured in tap aggregation mode, leveraging the Arista DANZ feature set.

The 7130LBR is available in a space-saving 1RU form factor with 48 x SFP+ and 6 x QSFP-DD interfaces (NRZ). Each QSFP-DD interface may be broken out to 2 x 40GbE or 8 x 10GbE interfaces, for a total of 96 x 10G lanes.

#### Arista EOS

All Arista products including the 7130LBR Series run the same Arista EOS software, simplifying network administration with a single standard across all switches. Arista EOS is a modular switch operating system with a unique state sharing architecture that cleanly separates switch state from protocol processing and application logic. Built on top of a standard Linux kernel, all EOS processes run in their own protected memory space and exchange state through an in-memory database. This state sharing architecture provides the foundation for self-healing resiliency and enables straightforward third-party development and application integration.

Arista EOS enables advanced monitoring and automation capabilities such as Zero Touch Provisioning, LANZ, and Linux based tools to be run natively on the switch.
Composable Architecture

To address dynamic application requirements, the 7130LBR features a composable architecture centered around a high-density layer 1 crosspoint. Through the crosspoint any front-panel port can be linked 1:1 or mirrored to any of the platform components. The R-Series switch can be used as a standard in-band device, or traffic can be replicated to it for counters and streaming telemetry. FPGAs support Arista's 7130 applications, third-party developed images and customer applications.

7130 FPGA Applications

Arista offers several powerful network applications to simplify and transform network infrastructure. These applications are designed for use cases including ultra-low latency exchange trading, network visibility and vendor- or broker-based shared services. These applications enable a complete lifecycle of networking functions, such as packet replication, multiplexing, filtering, time stamping, aggregation and capture.

<table>
<thead>
<tr>
<th>Application</th>
<th>Overview</th>
<th>Key Features</th>
<th>Use it for...</th>
</tr>
</thead>
<tbody>
<tr>
<td>MetaWatch</td>
<td>Advanced network monitoring</td>
<td>• Tapping&lt;br&gt;• Large scale, lossless tap aggregation&lt;br&gt;• Multi-port data capture&lt;br&gt;• Sub-nanosecond precise time stamping&lt;br&gt;• Deep buffering (32 GB)</td>
<td>• In-depth network monitoring and visibility&lt;br&gt;• Improved network reliability &amp; troubleshooting problems&lt;br&gt;• Market data &amp; packet capture&lt;br&gt;• Accurate latency measurement &amp; monitoring&lt;br&gt;• Regulatory compliance (MiFID II - RTS 25)</td>
</tr>
<tr>
<td>MetaMux</td>
<td>Low-latency multiplexing</td>
<td>• Data aggregation in 39 nanoseconds&lt;br&gt;• Deterministic jitter&lt;br&gt;• Packet statistics&lt;br&gt;• BGP &amp; PIM support</td>
<td>• Ultra-low latency network connectivity for trading&lt;br&gt;• Market data fan-out and data aggregation for order entry at nanosecond levels</td>
</tr>
<tr>
<td>MultiAccess*</td>
<td>Connection sharing with enhanced security</td>
<td>• Low-latency multiplexing and security from 55 nanoseconds&lt;br&gt;• ACL-based configurable filtering&lt;br&gt;• Easy to deploy data privacy for connection sharing</td>
<td>• Secure network connection sharing&lt;br&gt;• Providing sponsored access to multiple clients&lt;br&gt;• Multi tenant exchange access&lt;br&gt;• Low latency interconnect sharing</td>
</tr>
<tr>
<td>Exchange*</td>
<td>In-line packet time-stamping enabling exchange fairness</td>
<td>• Timestamp at the edge of trading venue networks&lt;br&gt;• Enabled by reliable accuracy&lt;br&gt;• Time/latency in the venue implementation becomes less relevant</td>
<td>• Increase exchange fairness&lt;br&gt;• Reduce trading venue latency sensitivity</td>
</tr>
</tbody>
</table>

*Not currently supported in EOS*
Custom Applications & FPGA Development Kit

FPGA developers can write custom applications for the 7130LBR Series with Arista’s FPGA Development Kit (FDK). The FDK includes API documentation, sample code, and IP cores to streamline development. Arista development toolkits enable complete and unfettered access to the facilities provided by the in-system FPGAs.

<table>
<thead>
<tr>
<th>IP Core</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>10GbE MAC/PHY</td>
<td>• Ultra low latency 10GbE ethernet PCS/PMA and MAC</td>
</tr>
<tr>
<td></td>
<td>• 10GbE &amp; 1GbE support</td>
</tr>
<tr>
<td></td>
<td>• AXI4 stream interface</td>
</tr>
<tr>
<td></td>
<td>• Register interface for counters and link status</td>
</tr>
<tr>
<td>25GbE MAC/PHY</td>
<td>• Ultra low latency 25GbE ethernet PCS/PMA and MAC</td>
</tr>
<tr>
<td></td>
<td>• 25GbE support</td>
</tr>
<tr>
<td></td>
<td>• AXI4 stream interface</td>
</tr>
<tr>
<td></td>
<td>• Register interface for counters and link status</td>
</tr>
<tr>
<td>Timestamper</td>
<td>• Complete precision timestamping system</td>
</tr>
<tr>
<td></td>
<td>• Includes timestamper core + sync &amp; control daemon</td>
</tr>
<tr>
<td></td>
<td>• PPS synchronization</td>
</tr>
<tr>
<td></td>
<td>• Example Start-of-Frame timestamping application</td>
</tr>
<tr>
<td>Mux</td>
<td>• 10GbE packet multiplexer</td>
</tr>
<tr>
<td></td>
<td>• Configurable scheduling algorithms</td>
</tr>
<tr>
<td></td>
<td>• Advanced eXtensible Interface (AXI4) streaming inputs</td>
</tr>
<tr>
<td></td>
<td>• Status and packet counters</td>
</tr>
<tr>
<td></td>
<td>• Storm control</td>
</tr>
</tbody>
</table>

Precision Timing (IEEE 1588v2 and PPS)

To meet the stringent timing and synchronization requirements in financial markets, telecom, and media & entertainment networks, Arista’s 7130LBR delivers high precision in-band time and frequency distribution support via Precision Time Protocol (PTP, IEEE 1588v2) with optional Pulse-Per-Second (PPS) inputs for added accuracy. Leveraging a high stability on-board oscillator, 7130LBRs can achieve picosecond-level time synchronization.

The 7130LBR features two front-panel SMA PPS inputs, with optional primary/secondary failover for added resiliency. An internal PPS distribution network delivers PPS signals to each application FPGA. Two front-panel SMA outputs can forward PPS or output the internal 10Mhz clock to downstream systems.

High Availability and Flexibility

The Arista 7130LBR Series were designed for flexible deployment and continuous operations with system wide monitoring of both hardware and software components, simple serviceability and provisioning to prevent single points of failure.

Key features include:

• AC and DC power supply options
• Front to Rear cooling with dynamic temperature control.
• Redundant, color coded, field serviceable power and cooling subsystems:
  • 1+1 hot-swappable platinum rated power supplies
  • N+1 hot-swappable fans
• Live software patching
• Self healing software with Stateful Fault Repair (SFR)
Integrated R3-Series Switch

The integrated switch in the 7130LBR Series offers a wide range of features for different applications. When connected directly to the front-panel interfaces through the crosspoint, it provides high-performance switching and routing capable of 2.4 Tbps of throughput. Its deep buffer virtual output queue (VOQ) architecture eliminates head-of-line (HOL) blocking and virtually eliminates packet drops even in the most congested network scenarios. An advanced traffic scheduler fairly allocates bandwidth between all virtual output queues while accurately following queue disciplines including weighted fair queueing, fixed priority, or hybrid schemes. As a result, the R3-Series switch can handle the most demanding data center requirements with ease, including mixed traffic loads of real-time, multicast, and storage traffic while still delivering low latency.

Using the crosspoint to mirror front-panel traffic, the switch can also be used out-of-band for monitoring layer 1 paths or FPGA links, saving valuable FPGA logic. In tap aggregation mode, the switch supports time stamping, traffic steering, and N:M mirroring with arbitrary aggregation groups.

FlexRoute™

The Arista FlexRoute Engine provides support for the full internet routing table, in hardware, with IP forwarding at Layer 3 and with sufficient headroom for future growth in both IPv4 and IPv6 route scale to more than 1.4 million routes. The innovative FlexRoute Engine with its patented algorithmic approach to building layer 3 forwarding tables on Arista R-Series Universal Spine and Leaf platforms is unique to Arista and a key enabler in calling these platforms routers.

Accelerated sFlow

SFlow is a powerful tool used commonly by network operators for advanced network telemetry, capacity planning, security analysis and quality of experience monitoring. Traditional sFlow utilizes a system CPU for processing samples of hundreds of thousands of flows. In modern high performance systems guaranteed high rate sampling requires the capability to both sample and process packet rates of billions of packets per second. With the R-Series Accelerated sFlow feature, the sampling and processing of flow samples into sFlow datagrams is handled via integrated sFlow engines capable of supporting 1:500 sampling rates on full wire speed systems or higher rates with selective sampling based on triggers and filters. All sFlow v5 information is included in the sFlow records ensuring consistent integration with existing standard sFlow collection and analysis tools and no loss of information.

In-band Network Telemetry

In-band network telemetry, or INT, is a standards-based approach to providing deep visibility into traffic in real-time, with no impact on switch performance. INT provides per-flow monitoring of traffic drops, latency, congestion and the network path. INT information can be exported in IPFIX or sFlow formats to a management system or collector such as Arista CloudVision, for predictive analytics and deep forensics to measure latency per device and across the network, trace packets and reconstruct path topology as well as detecting hot-spots. In-band Network Telemetry is available on the R-Series switch, with the ability to originate, pass and terminate, along with mirroring to external collectors.
Layer 2 Features

- 802.1w Rapid Spanning Tree
- 802.1s Multiple Spanning Tree Protocol
- Rapid Per VLAN Spanning Tree (RPVST+)
- 4096 VLANs
- Q-in-Q
- 802.3ad Link Aggregation/LACP
  - 256 Ports / Channel
  - 1024 groups per system (subject to system density)
- MLAG (Multi-Chassis Link Aggregation)
  - Uses IEEE 802.3ad LACP
  - 512 ports per MLAG
- 802.1Q VLANs/Trunking
- 802.1AB Link Layer Discovery Protocol
- 802.3x Flow Control *
- Jumbo Frames (9216 Bytes)
- IGMP v1/v2/v3 snooping
- Storm Control

Layer 3 Features

- Static Routes
- Routing Protocols: OSPF, OSPFv3, BGP, MP-BGP, IS-IS, and RIPv2
- BGP FlowSpec, BMP, BGP-RPKI, PIC
- 512-way Equal Cost Multipath Routing (ECMP)
- VRF, Inter-VRF Route Leaking
- Bi-Directional Forwarding Detection (BFD)
- Unicast Reverse Path Forwarding (uRPF)
- VXLAN Bridging and Routing
- VRRP
- Virtual ARP (VARP)
- Policy Based Routing (PBR)
- Route Maps
- RCF

Multicast

- IGMP v2/v3
- MLD v2
- Protocol Independent Multicast (PIM-SM / PIM-SSM)
- PIM-BIDIR *
- Anycast RP (RFC 4610)
- Multicast Source Discovery Protocol (MSDP)

Advanced Monitoring and Provisioning

- Latency Analyzer and Microburst Detection (LANZ)
- Configurable Congestion Notification (CLI, Syslog)
- Streaming Events (GPB Encoded)
- Zero Touch Provisioning (ZTP)
- Advanced Mirroring
  - Port Mirroring (14 sessions)
  - Enhanced Remote Port Mirroring
  - SPAN/TAP M:N Aggregation
  - L2/3/4 Filtering
- Post-card Telemetry
- Advanced Event Management suite (AEM)
  - CLI Scheduler
  - Event Manager
  - Event Monitor
  - Linux tools
- Integrated packet capture/analysis with TCPDump
- Restore and Configure from USB
- RFC 3176 sFlow

MPLS Support

- LDP, RSVP-TE, Segment Routing (SR), SR-TE, BGP-LU, BGP-LS, TE-FRR, TI-LFA
- L3VPN, 6PE/6vPE, L2VPN - EoMPLS PWEs, VPLS*, EVPN-MPLS Gateway
- EVPN (L2 and L3), EVVPN-MPLS, EVVPN A-A, EVVPN-VPWS, EVVPN-DCI*, EVPN-Multicast

Security Features

- Control Plane Protection (CPP)
- Ingress / Egress ACLs using L2, L3, L4 fields
- Ingress / Egress ACL Logging and Counters
- MAC ACLs
- ACL Deny Logging
- ACL Counters
- Atomic ACL Hitless restart
- DHCP Relay / Snooping
- MACsec (802.1AE)
- TACACS+
- RADIUS
- ARP trapping and rate limiting

Quality of Service (QoS) Features

- Up to 8 queues per port
- Strict priority queuing
- 802.1p based classification
- DSCP based classification and remarking
- Egress shaping / Weighted round robin (WRR)
- WFQ, CIR*, ETS*, Fixed Prioriry
- Policing / Shaping, H-QoS
- Explicit Congestion Notification (ECN) marking
- 802.1Qbb Per-Priority Flow Control (PFC)

Network Management

- CloudVision
- Configuration rollback and commit
- SNMP v1, v2, v3
- Management over IPv6
- Telnet and SSHv2
- Syslog
- AAA
- Industry Standard CLI
- System Logging
- Environment monitoring
Precision Timing
- Synchronous Ethernet with ESMC
- G.8275.1, G.8275.2
- G.8261, G.8264

System Scalability
- 9216 Byte Jumbo Frame Support
- 8 Priority Queues per Port
- Large Scale Link Aggregation Groups (LAG)
  - 1024 x 16 Ports per LAG
  - 64 x 256 Ports per LAG
- Virtual Output Queueing
- Distributed Scheduler

Standards Compliance
- 802.1D Bridging and Spanning Tree
- 802.1p QOS/COS
- 802.1Q VLAN Tagging
- 802.1w Rapid Spanning Tree
- 802.1s Multiple Spanning Tree Protocol
- 802.1AB Link Layer Discovery Protocol
- 802.3ad Link Aggregation with LACP
- 802.3x Flow Control
- 802.3ab 1000BASE-T
- 802.3q Gigabit Ethernet
- 802.3ae 10 Gigabit Ethernet
- 802.3ba 40 Gigabit Ethernet
- RFC 2460 Internet Protocol, Version 6 (IPv6)
- RFC 2461 Neighbor Discovery for IP Version 6 (IPv6)
- RFC 2462 IPv6 Stateless Address Autoconfiguration
- RFC 2463 Internet Control Message Protocol (ICMPv6)
- IEEE 1588-2008 Precision Time Protocol

SNMP MIBs
- RFC 3635 EtherLike-MIB
- RFC 3418 SNMPv2-MIB
- RFC 2863 IF-MIB
- RFC 2864 IF-INVERTED-STACK-MIB
- RFC 2096 IP-FORWARD-MIB
- RFC 4363 Q-BRIDGE-MIB
- RFC 4188 BRIDGE-MIB
- RFC 2013 UDP-MIB
- RFC 2012 TCP-MIB
- RFC 2011 IP-MIB
- RFC 2790 HOST-RESOURCES-MIB
- RFC 3636 MAU-MIB
- RMON-MIB
- RMON2-MIB
- HC-RMON-MIB
- LLDP-MIB
- LLDP-EXT-DOT1-MIB
- LLDP-EXT-DOT3-MIB
- ENTITY-MIB
- ENTITY-SENSOR-MIB
- ENTITY-STATE-MIB
- ARISTA-ACL-MIB
- ARISTA-QUEUE-MIB
- RFC 4273 BGP4-MIB
- RFC 4750 OSPF-MIB
- ARISTA-CONFIG-MAN-MIB
- ARISTA-REDUNDANCY-MIB
- RFC 2787 VRRPv2MIB
- MSDP-MIB
- PIM-MIB
- IGMP-MIB
- IPMROUTE-STD-MIB
- SNMP Authentication Failure trap
- ENTITY-SENSOR-MIB support for DOM (Digital Optical Monitoring)
- User configurable custom OIDs

See EOS release notes for latest supported MIBs

1. Supported for internal switch interfaces.
2. FPGA-to-Switch lanes only. Front-panel lanes are 10G NRZ.
<table>
<thead>
<tr>
<th>Specifications</th>
<th>7130LBR-48S6QD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switch Model</td>
<td>7130LBR-48S6QD</td>
</tr>
<tr>
<td>Front-Panel Ports</td>
<td>48x SFP+, 6x QSFP-DD (10G NRZ)</td>
</tr>
<tr>
<td>Layer 1 Throughput</td>
<td>100M-1.13Gbps per lane</td>
</tr>
<tr>
<td>Layer 1 Latency</td>
<td>From 6 ns</td>
</tr>
<tr>
<td>FPGA</td>
<td>2x Xilinx® UltraScale+™ VU9P-3</td>
</tr>
<tr>
<td>FPGA DRAM</td>
<td>32GB DDR4 per FPGA</td>
</tr>
<tr>
<td>FPGA Crosspoint Interfaces</td>
<td>48x 10GbE per FPGA</td>
</tr>
<tr>
<td>R-Series Switch Throughput</td>
<td>1.5 Tbps</td>
</tr>
<tr>
<td>R-Series Switch Packet Buffer</td>
<td>4 GB</td>
</tr>
<tr>
<td>Internal Switch Interfaces</td>
<td>9x 25GbE lanes to each FPGA</td>
</tr>
<tr>
<td></td>
<td>48x 10GbE lanes to crosspoint</td>
</tr>
<tr>
<td></td>
<td>4x 10GbE to CPU</td>
</tr>
<tr>
<td>FPGA Development Kit (FDK)</td>
<td>Yes</td>
</tr>
<tr>
<td>Vitis™ Development Kit (VDK)</td>
<td>Yes¹</td>
</tr>
<tr>
<td>Clock</td>
<td>OCXO</td>
</tr>
<tr>
<td>CPU</td>
<td>8-core x86</td>
</tr>
<tr>
<td>System DRAM / SSD</td>
<td>64 GB / 120 GB</td>
</tr>
<tr>
<td>RS-232 Serial Ports</td>
<td>1 (RJ-45)</td>
</tr>
<tr>
<td>USB Ports</td>
<td>1</td>
</tr>
<tr>
<td>100/1000 Management Ports</td>
<td>1</td>
</tr>
<tr>
<td>PPS Input Ports (5V TTL, 50Ω or Hi-Z)</td>
<td>2</td>
</tr>
<tr>
<td>PPS Output Ports (5V TTL)</td>
<td>2</td>
</tr>
<tr>
<td>Hot-swap Power Supplies</td>
<td>2 (1+1 redundant)</td>
</tr>
<tr>
<td>Hot-swappable Fans</td>
<td>3 (N+1 redundant)</td>
</tr>
<tr>
<td>Reversible Airflow Option</td>
<td>Yes</td>
</tr>
<tr>
<td>Typical/Max Power Draw²</td>
<td>TBD</td>
</tr>
<tr>
<td>Rack Units</td>
<td>1 U</td>
</tr>
<tr>
<td>Size (WxHxD)</td>
<td>17.32 x 1.73 x 25.75 inches</td>
</tr>
<tr>
<td></td>
<td>(44.0 x 4.4 x 65.4 cm)</td>
</tr>
<tr>
<td>Weight</td>
<td>32.9 lbs (14.9 kg)</td>
</tr>
<tr>
<td>Fan Tray</td>
<td>FAN-7011H</td>
</tr>
<tr>
<td>Power Supplies</td>
<td>PWR-1511-AC or PWR-1511-DC</td>
</tr>
<tr>
<td>EOS Feature Licenses</td>
<td>Group 4</td>
</tr>
<tr>
<td>Minimum EOS</td>
<td>4.28.0F</td>
</tr>
</tbody>
</table>

1. Not currently supported in EOS
2. Typical power consumption measured at 25C ambient with 50% load
### Environmental Characteristics

<table>
<thead>
<tr>
<th>Feature</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Temperature</td>
<td>0 to 40°C (32 to 104°F)</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-40 to 70°C (-40 to 158°F)</td>
</tr>
<tr>
<td>Relative Humidity</td>
<td>5 to 95%</td>
</tr>
<tr>
<td>Operating Altitude</td>
<td>0 to 10,000 ft, (0-3,000m)</td>
</tr>
</tbody>
</table>

### Standards Compliance

**EMC**
- Emissions: FCC, EN55032, EN61000-3-2, EN61000-3-3

**Immunity**
- EN55024, EN55035
- EN300 386

**Safety**
- UL/CSA 60950-1, EN 62368-1, IEC-62368-1, IEC 60950-1
- CB Scheme with all country differences

**Certifications**
- North America (NRTL)
- European Union (EU)
- BSMI (Taiwan)
- C-Tick (Australia)
- CCC (PRC)
- KC (S. Korea)
- EAC (Eurasian Customs Union)
- VCCI (Japan)

**European Union Directives**
- 2014/35/EU Low Voltage Directive
- 2014/30/EU EMC Directive
- 2012/19/EU Waste Electrical and Electronic Equipment (WEEE) Directive
- 2011/65/EU Restrictions of Hazardous Substances (RoHS) Directive

### Power Supply Specifications

<table>
<thead>
<tr>
<th>Power Supply</th>
<th>PWR-1511-AC</th>
<th>PWR-1511-DC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td>200-240V AC</td>
<td>-48 to -60 VDC</td>
</tr>
<tr>
<td>Typical Input Current</td>
<td>9.6A</td>
<td>35.2A Max (-48V)</td>
</tr>
<tr>
<td>Input Frequency</td>
<td>50/60Hz</td>
<td>DC</td>
</tr>
<tr>
<td>Output Power</td>
<td>1500W</td>
<td>1500W</td>
</tr>
<tr>
<td>Input Connector</td>
<td>IEC 320-C13</td>
<td>AWG #6 Max</td>
</tr>
<tr>
<td>Efficiency (Typical)</td>
<td>93% Platinum</td>
<td>92%</td>
</tr>
</tbody>
</table>
Arista Optics and Cables


### Supported Optics and Cables

<table>
<thead>
<tr>
<th>Interface Type</th>
<th>QSFP-DD (NRZ) Ports</th>
</tr>
</thead>
<tbody>
<tr>
<td>400GBASE-CR8</td>
<td>QSFP-DD to QSFP-DD: 1m-2.5m lengths</td>
</tr>
<tr>
<td>200GBASE-CR4</td>
<td>QSFP-DD to 2xQSFP: 1m to 2.5m lengths</td>
</tr>
<tr>
<td>100GBASE-CR4</td>
<td>QSFP-DD to 2xQSFP: 1m to 3m lengths</td>
</tr>
<tr>
<td>100GBASE-CR2</td>
<td>QSFP-DD to 4xQSFP: 1m to 3m lengths</td>
</tr>
<tr>
<td>50GBASE-CR</td>
<td>QSFP-DD to 8xQSFP: 1m to 3m lengths</td>
</tr>
<tr>
<td>25GBASE-CR</td>
<td>QSFP-DD to 8xSFP: 1m to 3m lengths</td>
</tr>
<tr>
<td>10GBASE-CR</td>
<td>QSFP+ to 4xSFP+: 0.5m-5m lengths</td>
</tr>
<tr>
<td>40GBASE-CR4</td>
<td>QSFP+ to QSFP+: 0.5m-5m lengths</td>
</tr>
<tr>
<td>40GBASE-AOC</td>
<td>3m to 100m lengths</td>
</tr>
<tr>
<td>40GBASE-UNIV</td>
<td>150m OM3 / 150m OM4, 500m SM</td>
</tr>
<tr>
<td>40GBASE-SRBD</td>
<td>100m OM3 /150m OM4 Duplex MMF</td>
</tr>
<tr>
<td>40GBASE-SR</td>
<td>100m OM3 /150m OM4 Parallel MMF</td>
</tr>
<tr>
<td>40GBASE-XSR4</td>
<td>300m OM3 /400m OM4 Parallel MMF</td>
</tr>
<tr>
<td>40GBASE-PLRL4</td>
<td>1km (1km 4x10G LR/LRL)</td>
</tr>
<tr>
<td>40GBASE-PLR4</td>
<td>10km (10km 4x10G LR/LRL)</td>
</tr>
<tr>
<td>40GBASE-LRL4</td>
<td>1km Duplex SM</td>
</tr>
<tr>
<td>40GBASE-LR4</td>
<td>10km Duplex SM</td>
</tr>
<tr>
<td>40GBASE-ER4</td>
<td>40km Duplex SM</td>
</tr>
</tbody>
</table>

### Supported Optics and Cables

<table>
<thead>
<tr>
<th>10GbE</th>
<th>SFP+ ports</th>
</tr>
</thead>
<tbody>
<tr>
<td>10BASE-CR</td>
<td>SFP+ to SFP+: 0.5m-5m lengths</td>
</tr>
<tr>
<td>10BASE-AOC</td>
<td>SFP+ to SFP+: 3m-30m lengths</td>
</tr>
<tr>
<td>10BASE-SRL</td>
<td>100m OM3 /150m OM4 Duplex MMF</td>
</tr>
<tr>
<td>10BASE-SR</td>
<td>300m OM3 / 400m OM4 Duplex MMF</td>
</tr>
<tr>
<td>10BASE-LRL</td>
<td>1km Duplex SM</td>
</tr>
<tr>
<td>10BASE-LR</td>
<td>10km Duplex SM</td>
</tr>
<tr>
<td>10BASE-ER</td>
<td>40km Duplex SM</td>
</tr>
<tr>
<td>10BASE-ZR</td>
<td>80km Duplex SM</td>
</tr>
<tr>
<td>10BASE-T</td>
<td>Up to 30m over Cat6a</td>
</tr>
<tr>
<td>10BASE-DWDM</td>
<td>80km Duplex SM</td>
</tr>
<tr>
<td>1GbE SX/LX/ TX</td>
<td>550m / 10km / 100m</td>
</tr>
</tbody>
</table>

1. 7130LBR QSFP-DD ports operate as 8 x 10G NRZ lanes only. Breakout cables can be used to expose each lane in different groupings and do not add higher speed support.
### Optional Components and Spares

<table>
<thead>
<tr>
<th>Product Number</th>
<th>Product Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWR-1511-AC-RED</td>
<td>Arista PSU, 1RU, AC, 1500W, FORWARD, 73.5MM</td>
</tr>
<tr>
<td>PWR-1511-AC-BLUE</td>
<td>Arista PSU, 1RU, AC, 1500W, REVERSE, 73.5MM</td>
</tr>
<tr>
<td>PWR-1511-DC-RED</td>
<td>Arista PSU, 1RU, DC/DC, 1500W, FORWARD, 73.5MM</td>
</tr>
<tr>
<td>PWR-1511-DC-BLUE</td>
<td>Arista PSU, 1RU, DC/DC, 1500W, REVERSE, 73.5MM</td>
</tr>
<tr>
<td>FAN-7011H-F</td>
<td>Spare fan module for Arista 7000 Series 1RU High Speed Fan (front-to-rear airflow)</td>
</tr>
<tr>
<td>FAN-7011H-R</td>
<td>Spare fan module for Arista 7000 Series 1RU High Speed Fan (rear-to-front airflow)</td>
</tr>
<tr>
<td>KIT-7101-D</td>
<td>Spare accessory kit (v3) for Arista tool-free switches with deep chassis adapters, C13/14 power cords (2-Post ears not included)</td>
</tr>
<tr>
<td>KIT-7101-RK</td>
<td>Spare 4-post tool-less rail kit (v3). (Compatible with KIT-ADJ-RLR)</td>
</tr>
<tr>
<td>KIT-7101-LD-RK</td>
<td>Extended length 4-post tool-less rail kit (v3), includes adapters for deep chassis</td>
</tr>
<tr>
<td>KIT-ADJ-RLR</td>
<td>Spare adapters for deep tool-free switches (pair) (Compatible with KIT 7101/7102 only)</td>
</tr>
<tr>
<td>KIT-GND-EXT-1RU</td>
<td>Arista 7000 Series 1RU Ground Extender Kit for NEBS compliance (All 7280R3 1RU models)</td>
</tr>
</tbody>
</table>
Warranty
The Arista 7130LBR series switches come with a one-year limited hardware warranty, which covers parts, repair, or replacement with a 10 business day turn-around after the unit is received.

Service and Support
Support services including next business day and 4-hour advance hardware replacement are available. For service depot locations, please see: http://www.arista.com/en/service

Headquarters
5453 Great America Parkway
Santa Clara, California  95054
408-547-5500

Support
support@arista.com
408-547-5502
866-476-0000

Sales
sales@arista.com
408-547-5501
866-497-0000