Arista switches provide several mirroring features. Filtered mirroring to CPU adds a special destination to the

For packets received on the front-panel interfaces and delivered to the CPU interface, this feature allows creation of a profile to configure buffer reservations for the egress CPU queues in the MMU (MMU = Memory Management Unit which manages how the on-chip packet buffers are organized).